# Effect of working temperature on Ge-Nd<sub>2</sub>O<sub>3</sub>, Ge-Dy<sub>2</sub>O<sub>3</sub>, Ge-Eu<sub>2</sub>O<sub>3</sub> and Ge-La<sub>2</sub>O<sub>3</sub> TFTs

# P. GOGOI<sup>\*</sup>, K. KONWAR, B. BAISHYA

Department of Physics, Dibrugarh University, Dibrugarh-786 004, Assam, India

TFTs having Ge as active material have been fabricated with rare earth oxides  $Nd_2O_3$ ,  $Dy_2O_3$ ,  $Eu_2O_3$  and  $La_2O_3$  as gate insulator. All the TFTs are fabricated in staggered electrode structure on perfectly cleaned glass substrates using thermal evaporation process under high vacuum. Effect of different working temperature on the TFT's characteristics has been observed and reported.

(Received May 09, 2010; accepted May 20, 2010)

Keywords: Ge TFTs, Rare earth oxides, Working temperature

## 1. Introduction

The thin film transistors (TFT) play an important role in modern electronic devices. In active matrix liquid crystal displays (AMLCDs), TFTs are used as pixel transistors [1]. The rare earth oxides  $Nd_2O_3$ ,  $Dy_2O_3$ ,  $Eu_2O_3$ and  $La_2O_3$  are found to be suitable for use as gate insulator in the TFTs due to their high thermal and chemical stability [2-4]. The various electrical parameters of the Ge-TFTs with  $Nd_2O_3$ ,  $Dy_2O_3$ ,  $Eu_2O_3$  and  $La_2O_3$  as gate insulators have been studied and these TFTs are characterized using Levinson *et.* al model [5].

Here the effect of working temperature on the TFT characteristics has been reported.

#### 2. Experimental details

# 2.1 Fabrication method and the structure of the TFTs

TFTs have been fabricated in staggered electrode structure on perfectly cleaned glass substrates using thermal evaporation process by multiple pumps down (MPD) procedure. Al is deposited first as source, drain electrode over the glass substrate. Then Ge was deposited as the channel material over the source-drain electrodes. The rare earth oxide Nd<sub>2</sub>O<sub>3</sub>, Dy<sub>2</sub>O<sub>3</sub>, Eu<sub>2</sub>O<sub>3</sub> and La<sub>2</sub>O<sub>3</sub> were deposited as gate insulator to obtain the Ge-Nd<sub>2</sub>O<sub>3</sub>, Ge-Dy<sub>2</sub>O<sub>3</sub>, Ge-Eu<sub>2</sub>O<sub>3</sub> and Ge-La<sub>2</sub>O<sub>3</sub> transistors respectively. Over the oxide layer again Al is deposited to get the gate electrode. The various geometrical patterns of the films were defined by evaporation mask prepared by Al sheet. The channel length is of 50  $\mu m$  which is defined by a wire grill fixed on the mask.

#### **2.2 Measurements**

The multiple beam interference method was employed to measure the thickness of the fabricated films of the TFTs. The method is capable of giving an accuracy of  $\pm 30$ Å [6]. The various thicknesses of the fabricated films are presented in the Table 1.

#### 2.3 Baking of the TFTs

All the fabricated TFTs are annealed in vacuum at  $250^{\circ}$  C for about 5 hours and then stored in cleaned desiccators charged with fused CaCl<sub>2</sub> to protect the TFTs from the air contaminants.

Device type	Ge-	Ge-Dy <sub>2</sub> O <sub>3</sub>	Ge-Eu <sub>2</sub> O <sub>3</sub>	Ge-La <sub>2</sub> O <sub>3</sub>
	$Nd_2O_3$			
Thickness of the s-d	1020	1070	1060	990
electrode (Å)				
Thickness of the Fe film	550	580	630	500
(Å)				
Thickness of Nd <sub>2</sub> O <sub>3</sub>	760	-	-	-
Film (Å)				
Thickness of the Dy <sub>2</sub> O <sub>3</sub>	-	810	-	-
Thickness of Eu <sub>2</sub> O <sub>3</sub>	-	-	760	-
Film (Å)				
Thickness of La <sub>2</sub> O <sub>3</sub> Film	_	-	-	850
(Å)				
Thickness of the gate	1000	1040	970	1030
Electrode (Å)				

Table 1. Thickness of the fabricated films of the TFTs

## 3. Results and discussion

The variation of drain current ( $I_d$ ) with respect to the different working temperatures in the forward direction (heating process) and reverse direction (cooling process) for Ge-Nd<sub>2</sub>O<sub>3</sub>, Ge-Dy<sub>2</sub>O<sub>3</sub>, Ge-Eu<sub>2</sub>O<sub>3</sub> and Ge-La<sub>2</sub>O<sub>3</sub> TFTs are shown in Fig. 1. In Fig. 1, the curves 'a', 'b', 'c' and'd' represent the plot of  $I_d$  vs. working temperature for Ge-Nd<sub>2</sub>O<sub>3</sub>, Ge-Dy<sub>2</sub>O<sub>3</sub>, Ge-Eu<sub>2</sub>O<sub>3</sub> and Ge-La<sub>2</sub>O<sub>3</sub> TFTs respectively. From the curves, it is seen that the drain current is increased slowly first upto a temperature of 100° C. Above it, the drain current increases abruptly upto a temperature of 230° C. Then the current is stabilized at a maximum value for a short range of temperature, followed by a sharp decay continues till the end of the process. The drain current ( $I_d$ ) decreases continuously for the reverse direction (cooling process).



Fig. 1.Variation of drain current with working temperature ( $V_d = 5V$ ,  $V_g = -4V$ ). The curves 'a', 'b', 'c' and 'd' are for Ge-Nd<sub>2</sub>O<sub>3</sub>, Ge-Dy<sub>2</sub>O<sub>3</sub>, Ge-Eu<sub>2</sub>O<sub>3</sub> and Ge-La<sub>2</sub>O<sub>3</sub> TFTs, respectively.

The variations of drain current  $(I_d)$  with working temperature after the heating and cooling process is returned in both directions for the same TFTs (Ge-Nd<sub>2</sub>O<sub>3</sub>, Ge-Dy<sub>2</sub>O<sub>3</sub>, Ge-Eu<sub>2</sub>O<sub>3</sub> and Ge-La<sub>2</sub>O<sub>3</sub> TFTs) is shown in Fig. 2. In Fig. 2, the curves 'a', 'b', 'c' and'd' represent Ge-Nd<sub>2</sub>O<sub>3</sub>, Ge-Dy<sub>2</sub>O<sub>3</sub>, Ge-Eu<sub>2</sub>O<sub>3</sub> and Ge-La<sub>2</sub>O<sub>3</sub> TFTs respectively.

The above results that occur in case of the TFT's are due to the fact that, during the heating process (forward direction); the lattice structure of the channel is not affected at the beginning whenever it is working below the fabrication temperature (substrate temperature  $250^{\circ}$ C). Beyond the fabrication temperature, an annealing process takes place, which tend to increase the semiconductor resistivity, which lead to decrease in drain current. This change in the resistivity will remain constant. When this process is returned in both directions (heating and cooling) on the same devices, the result is observed as shown in Fig. 2 [7].



Fig. 2. Variation of drain current with working temperature after temperature stress for both directions  $(V_d = 5V, V_g = -4V)$ . The curves 'a', 'b', 'c' and 'd' are for Ge-Nd<sub>2</sub>O<sub>3</sub>, Ge-Dy<sub>2</sub>O<sub>3</sub>, Ge-Eu<sub>2</sub>O<sub>3</sub> and Ge-La<sub>2</sub>O<sub>3</sub> TFTs, respectively

The effect of working temperature on the output characteristics of TFTs (Ge-Nd<sub>2</sub>O<sub>3</sub>, Ge-Dy<sub>2</sub>O<sub>3</sub>, Ge-Eu<sub>2</sub>O<sub>3</sub> and Ge-La<sub>2</sub>O<sub>3</sub>) is shown in Figs. 3 and 4. In Figure 3, curves 'a<sub>1</sub>', 'a<sub>2</sub>', 'a<sub>3</sub>', 'a<sub>4</sub>' and 'b<sub>1</sub>', 'b<sub>2</sub>', 'b<sub>3</sub>', 'b<sub>4</sub>' represent the  $I_d$  vs.  $V_d$  characteristics at constant gate voltage  $V_g = -4V$  for Ge-Nd<sub>2</sub>O<sub>3</sub> and Ge-Dy<sub>2</sub>O<sub>3</sub> TFTs at 30° C, 90° C, 150° C and 200° C respectively. Similarly in Figure 4, curves 'c<sub>1</sub>', 'c<sub>2</sub>', 'c<sub>3</sub>', 'c<sub>4</sub>' and 'd<sub>1</sub>', 'd<sub>2</sub>', 'd<sub>3</sub>', 'd<sub>4</sub>' represent the  $I_d$  vs.  $V_d$  characteristics at constant gate voltage  $V_g = -4V$  for Ge-Eu<sub>2</sub>O<sub>3</sub> and Ge-La<sub>2</sub>O<sub>3</sub> TFTs at 30° C, 90° C, 150° C and 200° C respectively. From the Figs. 3 and 4, it is noted that, as the temperature increases, the drain current increases largely. This is due to the increase in kinetic energy of the charge carriers, which effectively lowers the barrier height at source-drain contacts.



Fig. 3. Output drain characteristics of Ge-TFTs for different working temperature at  $V_g = -4V$ . Curves 'a<sub>1</sub>', 'a<sub>2</sub>', 'a<sub>3</sub>', 'a<sub>4</sub>' represent the Ge-Nd<sub>2</sub>O<sub>3</sub> TFTs at 30°C, 90° C, 150° C and 200° C respectively. Curves 'b<sub>1</sub>', 'b<sub>2</sub>', 'b<sub>3</sub>', 'b<sub>4</sub>' represent the Ge-Dy<sub>2</sub>O<sub>3</sub> TFTs at 30°C, 90° C, 150° C and 200° C, respectively.



Fig. 4. Output drain characteristics of Ge-TFTs for different working temperature at  $V_g = -4V$ . Curves 'c<sub>1</sub>', 'c<sub>2</sub>', 'c<sub>3</sub>', 'c<sub>4</sub>' represent the Ge-Eu<sub>2</sub>O<sub>3</sub> TFTs at 30°C, 90° C, 150° C and 200° C respectively. Curves 'd<sub>1</sub>', 'd<sub>2</sub>', 'd<sub>3</sub>', 'd<sub>4</sub>' represent the Ge-La<sub>2</sub>O<sub>3</sub> TFTs at 30°C, 90° C, 150° C and 200° C, respectively.

# 4. Conclusions

From the results observed in the case of the TFTs stated above, it may be concluded that the working temperature have adverse effect on the TFT's characteristics. Gradual increase of drain current of the TFTs occur upto the temperature 230° C. Above it the deterioration of the TFTs occurs and the drain current falls abruptly.

#### Acknowledgments

Authors P. Gogoi and K. Konwar are grateful to the Government of Assam for providing financial assistance.

#### References

- [1] A. W. Wang, K. C. Saraswat, IEEE Transaction on Electron Devices **47**, 1035 (2000).
- [2] P. K. Deka, B. Baishya, Thin Solid Films **112**, L5 (1984).
- [3] P. Singh, B.Baishya Thin Solid Films **141**, 179 (1986).
- [4] P. Singh, B. Baishya, Thin Solid Films 47, 25 (1987).
- [5] P. Gogoi, K. Konwar, B. Baishya, Indian Journal of Physics 80, 1021 (2006).
- [6] L. I. Maissel, R. Glang Hand Book of Thin Film Technology (New York: Mc Grow-Hill), 1970.
- [7] R. Bashir, C. Subramanium, G. W. Newduck, K. Y. Chang, IEEE Transaction on Electron Devices 36, 2944 (1989).

<sup>\*</sup>Corresponding author: paragjoyti\_g@rediffmail.com